

2663

IN THE  
UNITED STATES PATENT AND TRADEMARK OFFICE

Batch No.:

RECEIVED

DEC 04 2000

Technology Center 2600

#4

Inventor(s): Karen Lo, Robert D. Snyder

Serial No.: 09/560,364

Examiner:

Filing Date: 04/28/00

Group Art Unit:

Title: HALTING DATA STROBES ON A SOURCE SYNCHRONOUS LINK AND UTILIZATION OF SAME TO DEBUG DATA CAPTURE PROBLEMS

OFFICIAL DRAFTSPERSON  
Drawing Processing Branch  
Washington, D.C. 20231

DRAWING TRANSMITTAL LETTER

Sir:

Enclosed herewith please find:

- ( ) \_\_\_\_\_ sheets of redlined drawing(s) which indicate proposed changes to the drawing(s). Upon approval of these proposed changes, formal drawing(s) will be submitted.
- ( ) \_\_\_\_\_ sheets of corrected formal drawing(s), as required by the Notice of Patent Drawings Objection (PTO-948) which accompanied the Office Action dated \_\_\_\_\_.
- ( ) \_\_\_\_\_ sheets of corrected formal drawing(s), as required by the Notice of Patent Drawings Objection (PTO-948) and approved in the Notice of Allowability dated \_\_\_\_\_.
- (X) 15 sheets of formal drawing(s). Please substitute these formal drawing(s) for the informal drawing(s) originally filed.
- ( ) \_\_\_\_\_

Examiner's approval of the entry of these drawings is respectfully requested. No new matter has been added.

Respectfully submitted,

Karen Lo, Robert D. Snyder

By

Michael G. Verga, Esq.

Attorney/Agent for Applicant(s)

Reg. No. 39,410

Date: 11/25/00

Telephone No.: (617) 244-0490

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit: 11/25/00

Typed Name: Michael G. Verga

Signature: \_\_\_\_\_

FIG. 1A




FIG. 1B




FIG. 2A






FIG. 2B



200  
DATA AND DATA STROBE  
SIGNAL RELATIONSHIPS

FIG. 3



300  
TRANSMIT LOGIC INPUT/  
OUTPUT SIGNAL RELATIONSHIPS

FIG. 4





FIG. 5



500  
PULSE STRETCH LOGIC  
TIMING RELATIONSHIPS



FIG. 6





FIG. 7



700  
DIFFERENTIAL DATA STROBE  
CONTROL TIMING RELATIONSHIPS

FIG. 8




FIG. 9




FIG. 10




FIG. 11





FIG. 12



1200  
DATA TRANSMIT  
SIGNAL RELATIONSHIPS

FIG. 13

